Abstract-A new matching design of Low-Noise Amplifier complicate the matching structure and need extra (LNA) with ESD protection is proposed and implemented in components for implementation. One off-chip capacitor and an ESD-protected LNA, which manipulates the parasitic one on-chip spiral inductor are required, respectively. capacitance of ESD protection device as a core part of LNA Additionally, complicated matching network could matching network. Without significant degradation on RF significantly degrade RF performance of LNA.
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performance, 4.5-kV Human-Body-Model (HBM) and 250-V A new matching design is proposed in this work to Machine-Model (MM) ESD levels can be achieved. The low simplify the matching structure of LNA with ESD protection. [4] . effect of parasitic capacitance CPESD. The new matching methodology directly manipulates the parasitic capacitance Extra circuit components are necessary to implement as a substantial component of the input matching network. these two techniques. One more off-chip capacitor was Extra circuit components and extremely low parasitic added on the input-signal path to compensate the input capacitance are not stringently required. ESD protection matching [3] . One more spiral inductor was laid on chip and circuit can be properly designed with larger-dimension occupied a large chip area [4] . The passive components device to effectively enhance ESD immunity ofLNA. before the input-stage transistor of LNA not only complicate the matching structure but also likely cause notable RF-~. IPEETTO bondwire can be combined to the off-chip inductor. For a given MOS transistor that is identical to those in Fig. 1 Transconductance of M1 and resonant impedance of Ld and and Fig. 2 , the value and location of Zi1 on Smith chart can Cd generate gain. M3, R2, Gb, Dpo and Dno were designed be varied by different Ls designs. CPESD is anticipated to as parts of output buffer for measurement. The four I/O ESD change Zi1 to Zi1', as shown in Fig. 3. LG subsequently diodes were realized in P±/N-well or N±/P-well structures. eliminates the imaginary part via the Zi1'-Zi2 path to The power clamp, shown in Fig. 5 , comprises an ESDcomplete the input matching. Precise parasitic-capacitance detection circuit and a substrate-triggering field oxide device estimation on ESD protection device and input pad is (STFOD)to provide an effective ESD path between VDD and Vss [5] . A well-designed power clamp quickly turns on and components of LNA-1 and LNA-2 are identical except the discharges ESD current to prevent ESD overstress from ESD protection circuit. The photographs of the fabricated damaging internal circuits. The turn-on simulation, shown in chips of LNA without and with ESD protection are shown in Fig. 6 , illustrates the ESD detection-circuit that outputs Fig. 7 . In ESD test, packaged chips were measured by sufficient current to trigger STFOD.
Transmission Line Pulse (TLP) and zapped by an ESD As shown in Fig. 4 , no extra circuits component are simulator that includes HBM [6] and MM [7] . ESD test was required to deal with the parasitic capacitance of ESD completed on I/O pins with pin combinations, including protection devices. According to the analysis in the new positive-to-Vss (PS-mode), positive-tO-VDD (PD-mode), matching design, even if Dpi, Dni, and input pad introduce negative-to-Vss (NS-mode), and negative-tO-VDD (ND-mode) the parasitic capacitance up to 0.5 pF to MI gate node, an ESD stresses. The chips were also tested by VDD-tO-Vss ESD adequate value of input impedance is available, stresses. According to the TLP-measured I-V characteristics in PS mode shown in Fig. 8 
TABLE II
A comparison of noise figure is shown in Fig. 1 LNA-1 <50V 100V 150V According to Fig. 11 , the ESD protection circuit slightly LNA-2 300 V 300 V 250 V 250 V 450 V 750 V degrades the noise figure by no more than 0.5 dB.
-w-LNA-1 (without ESD protection)
In RF measurement, chips were bonded on board with 6 0 LNA-2 (with ESD protection) bondwire connection. Both of LNA-1 and LNA-2 operate with 2.5-V power supply and consume 17.5-mW DC power. As shown in Fig. 9 Frequency (GHz)
_w -g-LNA-l (without ESD protection) parasitic capacitance into the input matching network of core cn -14t * -@ . .
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LNA circuit without complicating the matching structure.
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The main advantages are avoiding significant RF- solution of LNA with ESD protection.
